

Synchronous Counter: $0 \rightarrow 1 \rightarrow 2 \dots \rightarrow 6 \rightarrow 7$

count: 3 bit binary number ABC

"synchronous" requires same clock for all
 plan: let present state determine future via gates


current A B C	Future D ₂ D ₁ D ₀		
0 0 0	0	0	1
0 0 1	0	1	0
0 1 0	0	1	1
0 1 1	1	0	0
1 0 0	1	0	1
1 0 1	1	1	0
1 1 0	1	1	1
1 1 1	0	0	0

	D ₀	BC			
		00	01	11	10
D ₀	0	1	0	0	1
A	1	1	0	0	1
D ₁	0	0	1	0	1
	1	0	1	0	1
D ₂	0	0	0	1	0
	1	1	1	0	0


$$D_0 = \bar{C}$$

$$D_1 = \bar{B}C + B\bar{C} = B \oplus C$$

$$D_2 = A\bar{B} + B + A \oplus C$$



Note general ideal




GATES determines next step from current

Make JKFF from DFF
 (add external controls JK to GATES)



	J	K	Q	D
hold	0	0	0	0
	0	0	1	1
clear	0	1	0	0
	0	1	1	0
set	1	0	0	1
	1	0	1	1
toggle	1	1	0	1
	1	1	1	0

	JK			
	00	01	11	10
Q	0	0	1	1
	1	0	0	1

$$K\bar{Q} + \bar{J}Q$$




State Diagram for prime number counter



	AB				
	00	01	11	10	
C	0	3	x	x	
	1	5	2	7	
Bit 0	0	1	x	x	$\overline{A} + \overline{B}$
	1	1	0	1	$\frac{A}{B}$
Bit 1	0	1	x	x	$A + \overline{C}$
	1	0	1	1	
Bit 2	0	0	x	x	$\overline{B} + \overline{C} \overline{A}$
	1	1	0	1	

$D_A = \overline{B} + \overline{C} \overline{A}$	0	1	1	0	1	1	1	0
$D_B = A + \overline{C}$	1	0	1	1	1	0	0	1
$D_C = \overline{A \cdot B}$	1	1	1	0	1	1	1	0
	↑	↑	↑	↑	↑	↑	↑	↑
	2	3	5	7	0	1	4	6
	check				exclude states			





Warning: a state that does not return to cycle.



if $D_A = \overline{B} + A \oplus C$


then for 6 $D_A = 1$ so




New general problem: given any state diagram produce a circuit that follows it.

switch bounce: mechanical switches do not make clean connections. When a switch like this  is closed there will be a sequence of touch/release events. If an output looks like this  it will make a poor clock.

Needed: switch debouncing i.e. circuit that converts  to 




with switch in this position  S & R

both H: a hold state
on connection S or R will go L


active low SRFF

"pull up" resistor: converts disconnect to +5V

Bus: a communication system between multiple sources & multiple listeners — clearly only one talker at a time.
Problem: How to connect multiple potential talkers to this bus. (Multiple listeners result much of a problem as one output can connect to several inputs — this is "fan-out".)

One way to do this is with "open collector" outputs — essentially the output looks like  i.e. L or disconnect


the disconnect can be converted to H by external




all but one device is disconnected. The talking device can switch connect/disconnect to make out L/H

A more common solution is "Tri-State" logic - an output pin that can be 0, 1, or Hi-Z.

"Hi-Z" corresponds to a disconnect. Effectively such an output pin looks like a normal TTL output protected by a switch



Allow just one talker at a time - perhaps controlled by a decoder



only the talker selected by the decoder address can put data (0 & 1) on bus