

Synchronous Counter: $0 \rightarrow 1 \rightarrow 2 \dots \rightarrow 6 \rightarrow 7$

count: 3 bit binary number ABC

"synchronous" requires same clock for all
 plan: let present state determine future via gates


current			Future		
A	B	C	D ₂	D ₁	D ₀
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

	D ₀	BC			
		00	01	11	10
D ₀	0	1	0	0	1
A	1	1	0	0	1
D ₁	0	0	1	0	1
	1	0	1	0	1
D ₂	0	0	0	1	0
	1	1	1	0	0


$$D_0 = \bar{C}$$

$$D_1 = \bar{B}C + B\bar{C} = B \oplus C$$

$$D_2 = A\bar{B} + B + A \oplus C$$



Note general ideal




GATES determines next step from current

Make JKFF from DFF
 (add external controls JK to GATES)



	J	K	Q	D
hold	0	0	0	0
	0	0	1	1
clear	0	1	0	0
	0	1	1	0
set	1	0	0	1
	1	0	1	1
toggle	1	1	0	1
	1	1	1	0

	JK			
	00	01	11	10
0	0	0	1	1
1	1	0	0	1

$$K\bar{Q} + \bar{J}Q$$



State Diagram for prime number counter



		AB				
		00	01	11	10	
C	0	x	3	x	x	
	1	x	5	2	7	
Bit 0	0	x	1	x	x	$\overline{A} + \overline{B}$
	1	x	1	0	1	$\frac{A}{B}$
Bit 1	0	x	1	x	x	$A + \overline{C}$
	1	x	0	1	1	
Bit 2	0	x	0	x	x	$\overline{B} + \overline{CA}$
	1	x	1	0	1	


$$D_A = \overline{B} + \overline{CA}$$

$$D_B = A + \overline{C}$$

$$D_C = \overline{A \cdot B}$$

0	1	1	0	1	1	1	0
1	0	1	1	1	0	0	1
1	1	1	0	1	1	1	0
↑	↑	↑	↑	↑	↑	↑	↑
2	3	5	7	0	1	4	6

check exclude states



Warning: a state that does not return to cycle.

$$\text{if } D_A = \overline{B} + A \oplus C$$

then for 6 $D_A = 1$ so



New general problem: given any state diagram produce a circuit that follows it.